Elbrus 2000

The Elbrus 2000 (or e2k; Russian: Эльбрус 2000) is a Russian 512-bit wide VLIW microprocessor developed by Moscow Center of SPARC Technologies (MCST) and fabricated by TSMC.

Elbrus 2000
General information
Launched2007 (2007)
Designed byMoscow Center of SPARC Technologies (MCST)
Common manufacturer(s)
Performance
Max. CPU clock rate300 MHz
Architecture and classification
Instruction setElbrus
Physical specifications
Cores
  • 1

It supports two instruction set architectures (ISA):

Thanks to its unique architecture the Elbrus 2000 can execute 20 instructions per clock, so even with its modest clock speed it can compete with much faster clocked superscalar microprocessors when running in native VLIW mode.[1][2]

For security reasons the Elbrus 2000 architecture implements dynamic data type-checking during execution. In order to prevent unauthorized access, each pointer has additional type information that is verified when the associated data is accessed.[3]

Supported operating systems

Elbrus 2000 information

Produced 2005
Process CMOS 0.13 μm
Clock rate 300 MHz
Peak performance
  • 64 bit: 5.8 GIPS
  • 32 bit: 9.5 GIPS
  • 16 bit: 12.3 GIPS
  • 8 bit: 22.6 GIPS
Data format
  • integer: 32, 64
  • float: 32, 64, 80
Cache
  • 64 KB L1 instruction cache
  • 64 KB L1 data cache
  • 256 KB L2 cache
Data transfer rate
  • to cache: 9.6 GB/s
  • to main memory: 4.8 GB/s
Transistors 75.8 million
Connection layers 8
Packing / pins HFCBGA / 900
Chip size 31×31×2.5 mm
Voltage 1.05 / 3.3 V
Power consumption 6 W

Comparative

Comparative table of technical characteristics Elbrus processors
Russian Designation English Designation Architecture Cores GHz GFLOPS NUMA L2 (MB) L3 (MB) RAM Graphics card Int. Southbridge Ext. Southbridge Watts TSMC Technical process Year
ЭльбрусElbruse2k-v110.3002.4No¼Noext. counterNoNoNo6130 nm2007
Эльбрус-SElbrus-Se2k-v210.500442No3×DDR3-1600NoNoKPI-11390 nm2010
Эльбрус-2C+Elbrus-2C+e2k-v220.500842No3×DDR3-1600NoNoKPI-12590 nm2012
Эльбрус-4СElbrus-4Ce2k-v340.8002548No3×DDR3-1600NoNoKPI-14565 nm2013
Эльбрус-1С+Elbrus-1C+e2k-v411.00012No2No2×DDR3-1600MGA2 + GC2500NoKPI-21040 nm2016
Эльбрус-1СКElbrus-1SKe2k-v411.00012No2No1×DDR3-1600MGA2 + GC2500KPI-2No2040 nm2018
Эльбрус-8СElbrus-8Se2k-v481.30012544164×DDR3-1600NoNoKPI-28028 nm2016
Эльбрус-8С1Elbrus-8S1e2k-v481.30012544164×DDR3-1600NoNoKPI-28028 nm2018
Эльбрус-8СВElbrus-8SVe2k-v581.50028844164×DDR4-2400NoNoKPI-29028 nm2018
Эльбрус-2С3Elbrus-2S3e2k-v622.00096No4No2×DDR4-2400MGA2.5 + GX6650EIOHKPI-21016 nm2021
Эльбрус-12CElbrus-12Se2k-v6122.000576212242×DDR4-2666NoEIOHKPI-210016 nm2021
Эльбрус-16CElbrus-16Se2k-v6162.000768416328×DDR4-2666NoEIOHKPI-212016 nm2021
Эльбрус-32CElbrus-32Se2k-v7322.50015004 ? ?6×DDR5No ? ? ?7 nm2025
Legend:   Old model   Current model   Future model

Note: in the "Year" column the date of completion of the development work on the creation of the "microcircuit" is indicated. The appearance on the market of ready-made computing modules and machines takes at least 1 year, and multiprocessor systems and complex computing systems – at least 2 years.

Successors

References

This article is issued from Wikipedia. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.