Use of the AES instruction set

(ECRYPT II AES Day - Bruges, Belgium)

1 个び金び平1

Ryad BENADJILA

Agence Nationale de la Sécurité des Systèmes d'Information







- 1 AES-NI
 - a. Overview
 - b. Chronology

2 Instructions detail

- a. xmm and SSE
- b. Encrypt
- c. Decrypt
- d. Key Schedule

3 Performance

- a. Latency/throughput
- b. Core[™] and μ ops
- c. Results
- d. GCM

4 Beyond AES

- a. Rijndael
- b. Building blocks
- c. SHA-3
- 5 Conclusion



AES-NI

- AES-NI stands for "AES New Instructions"
- Introduced by Intel as:
 - ▶ A hardware accelerated implementation of AES subparts
 - Ways of implementing efficient versions of the algorithm with constant time operations, offering a mitigation against timing side channel attacks (especially cache based attacks)

AES-NI


- AES-NI stands for "AES New Instructions"
- Introduced by Intel as:
 - ▶ A hardware accelerated implementation of AES subparts
 - Ways of implementing efficient versions of the algorithm with constant time operations, offering a mitigation against timing side channel attacks (especially cache based attacks)
- Access to the instructions from the userland (Ring3) level




AES-NI


- AES-NI stands for "AES New Instructions"
- Introduced by Intel as:
 - ▶ A hardware accelerated implementation of AES subparts
 - Ways of implementing efficient versions of the algorithm with constant time operations, offering a mitigation against timing side channel attacks (especially cache based attacks)
- Access to the instructions from the userland (Ring3) level
- Six new instructions over the previous SSE4 set:
 - ▶ 4 for encryption and decryption: aesenc, aesdec, aesenclast and aesdeclast
 - ▶ 2 for the Key Schedule: aeskeygenassist and aesimc
- Plus a companion carry-less multiplication instruction clmul



















xmm and ymm registers


- xmm are 128-bit registers:
 - ▶ 8 in 32-bit mode





xmm and ymm registers


- xmm are 128-bit registers:
 - ▶ 16 in 64-bit mode






xmm and ymm registers

- ymm are 256-bit registers (only in 64-bit mode):
 - ▶ xmm extended to 256 bits with AVX new extensions





■ SSE = Streaming SIMD (Single Instruction Multiple Data)
Extensions





- SSE instructions work on bytes, 16-bit shorts, 32-bit double words, 64-bit quad words and full 128-bit xmm words
- Moving memory data to and from a xmm register:

```
movdqu xmm1/[mem128], [mem128]/:mm2

xmm1 ← [mem128]

or

[mem128] ← xmm2
```

"Xoring" two registers or a register and memory:

```
pxor xmm1, xmm2/[mem128]


xmm1 ← xmm1 ⊕ (xmm2/[mem128])
```



■ Packed Shuffle Bytes: byte-wise shuffling in xmm according to a mask in xmm (SSSE3)

```
pshufb xmm1, xmm2/[mem128]

for(i=0; i<16; i++) {
    xmm1[i] ← xmm1[xmm2[i]]
  }
  /* With xmm1[i] = 0 for i ≥ 16 */</pre>
```






■ Packed Shuffle Double words: shuffling in xmm according to an immediate bitmask (SSE2)

```
pshufd xmm1, xmm2/[mem128], imm8

for(i=0; i<4; i++) {
   (double word) xmm1[i] ← (double word) xmm2[(imm8>>(2*i)) & 0x3]
}
```





■ Blending two 16-bit words xmm registers according to a mask (SSE4.1):

```
pblendw xmm1, xmm2/[mem128], imm8
             for (i=0; i<8; i++) {
               if((imm8>>8) & 0x1 == 1){
                 (short word) xmm1[i] ← (short word) xmm2[i]
xmm2/[mem128]
    xmm1
                           imm8 = 0x55
    xmm1
```



|Outline | AES-NI | Instructions detail | Performance | Beyond AES | Conclusion | xmm and SSE | Encrypt | Decrypt | Key Schedule

AVX extensions

■ AVX extensions use the VEX prefix that is not compatible with 32-bit mode



AVX extensions

- AVX extensions use the VEX prefix that is not compatible with 32-bit mode
- Two main advantages over previous SSE:
 - ► Twice more data in ymm, which means twice more "vectorization"
 - New AVX extensions allow most compatible instructions to use 3 operands ⇒ non destructive operations

```
Legacy pxor

pxor xmm1, xmm2/[mm128]

xmm1 \( \times \text{xmm1} \( \text{xmm2} / [mem128] \)

xmm1 \( \times \text{xmm1} \( \text{xmm2} / [mem128] \)

xmm1 \( \text{xmm2} \( \text{xmm3} / [mem128] \)
```



AVX extensions

- AVX extensions use the VEX prefix that is not compatible with 32-bit mode
- Two main advantages over previous SSE:
 - ► Twice more data in ymm, which means twice more "vectorization"
 - New AVX extensions allow most compatible instructions to use 3 operands ⇒ non destructive operations

```
Legacy pxor AVX extended vpxor vpxor xmm1, xmm2/[mm128]  xmm1 \leftarrow xmm1 \oplus (xmm2/[mem128])  xmm1 \leftarrow xmm2 \oplus (xmm3/[mem128])
```

■ However:

- Not all legacy instructions with VEX extension benefit from ymm (e.g. vpshufd does, vpxor doesn't) ⇒ ymm high part is zeroed then
- ▶ Possible latencies during AVX and legacy SSE switch



AES-NI encryption instructions

aesenc for rounds:

```
aesenc xmm1, xmm2/[mem128]


Tmp ← xmm1

Tmp ← SubBytes(Tmp)

Tmp ← ShiftRows(Tmp)

Tmp ← MixColumns(Tmp)

xmm1 ← Tmp ⊕ xmm2/[mem128]
```





AES-NI encryption instructions

aesenclast for the last round:


```
aesenclast xmm1, xmm2/[mem128]

Tmp ← xmm1

Tmp ← SubBytes(Tmp)

Tmp ← ShiftRows(Tmp)

xmm1 ← Tmp ⊕ xmm2/[mem128]
```





Block encryption

■ AES128 (naive) encryption of one plaintext block:

```
AES128 Encryption (128-bit block)

xmm0 ← plaintext


xmm1-xmm11 ← scheduled keys

pxor xmm0, xmm1 /* Round 0 (whitening) */
aesenc xmm0, xmm2 /* Round 1 */
aesenc xmm0, xmm3 /* Round 2 */
aesenc xmm0, xmm4 /* Round 3 */
aesenc xmm0, xmm5 /* Round 4 */
aesenc xmm0, xmm6 /* Round 5 */
aesenc xmm0, xmm7 /* Round 6 */
aesenc xmm0, xmm8 /* Round 7 */
aesenc xmm0, xmm8 /* Round 7 */
aesenc xmm0, xmm9 /* Round 8 */
aesenc xmm0, xmm10 /* Round 9 */
aesenclast xmm0, xmm11 /* Round 10 */
```



AES-NI decryption instructions

■ AES-NI implements the equivalent inverse cipher for decryption



AES-NI decryption instructions

aesdec:

```
aesdec xmm1, xmm2/[mem128]

Tmp ← xmm1

Tmp ← SubBytes<sup>-1</sup> (Tmp)

Tmp ← ShiftRows<sup>-1</sup> (Tmp)

Tmp ← MixColumns<sup>-1</sup> (Tmp)

xmm1 ← Tmp ⊕ xmm2/[mem128]
```

aesdeclast:

```
aesdeclast xmm1, xmm2/[mem128]

Tmp ← xmm1

Tmp ← SubBytes<sup>-1</sup> (Tmp)

Tmp ← ShiftRows<sup>-1</sup> (Tmp)

xmm1 ← Tmp ⊕ xmm2/[mem128]
```

■ We feed aesdec with the equivalent inverse cipher keys



Block decryption

■ AES128 (naive) decryption of one plaintext block:

```
AES128 Encryption (128-bit block)

xmm0 ← plaintext

xmm1-xmm11 ← scheduled keys (inverse cipher)

pxor xmm0, xmm1 /* Round 0 (whitening) */

aesdec xmm0, xmm2 /* Round 1 */

aesdec xmm0, xmm4 /* Round 3 */

aesdec xmm0, xmm4 /* Round 3 */

aesdec xmm0, xmm5 /* Round 4 */

aesdec xmm0, xmm6 /* Round 5 */

aesdec xmm0, xmm7 /* Round 6 */

aesdec xmm0, xmm8 /* Round 7 */

aesdec xmm0, xmm8 /* Round 7 */

aesdec xmm0, xmm9 /* Round 8 */

aesdec xmm0, xmm10 /* Round 9 */

aesdeclast xmm0, xmm11 /* Round 10 */
```



Rijndael Key Schedule

■ Key Schedule for AES128 and AES192

```
Rijndael Key Schedule (Nk≤6, i.e. AES128 and AES192)

KeyExpansion(byte Key[4*Nk] word W[Nb*(Nr+1)])
{ /* AES128 => (Nk=4, Nr=10, Nb=4) */


for(i = 0; i < Nk; i++)

    W[i] = (Key[4*i], Key[4*i+1], Key[4*i+2], Key[4*i+3]);

for(i = Nk; i < Nb * (Nr + 1); i++)

    {
        temp = W[i - 1];
        if (i % Nk == 0)
        temp = SubByte(RotByte(temp)) ^ Rcon[i / Nk];

        W[i] = W[i - Nk] ^ temp;
    }
}
```






Rijndael Key Schedule

■ Key Schedule for AES128 and AES192

```
Rijndael Key Schedule (Nk≤6, i.e. AES128 and AES192)

KeyExpansion(byte Key[4*Nk] word W[Nb*(Nr+1)])
{ /* AES192 => (Nk=6, Nr=12, Nb=4) */
for(i = 0; i < Nk; i++)
    W[i] = (Key[4*i], Key[4*i+1], Key[4*i+2], Key[4*i+3]);
for(i = Nk; i < Nb * (Nr + 1); i++)
{
    temp = W[i - 1];
    if (i % Nk == 0)
    temp = SubByte(RotByte(temp)) ^ Rcon[i / Nk];
    W[i] = W[i - Nk] ^ temp;
}
}
```






Rijndael Key Schedule

■ Key Schedule for AES256

```
Rijndael Key Schedule (Nk>6, i.e. AES256)

KeyExpansion(byte Key[4*Nk] word W[Nb*(Nr+1)])
{ /* AES256 => (Nk=8, Nr=14, Nb=4) */
    for(i = 0; i < Nk; i++)
        W[i] = (Key[4*i], Key[4*i+1], Key[4*i+2], Key[4*i+3]);
    for(i = Nk; i < Nb * (Nr + 1); i++)
    {
        temp = W[i - 1];
        if (i % Nk == 0)
        temp = SubByte(RotByte(temp)) ^ Rcon[i / Nk];
        else if (i % Nk == 4)
        temp = SubByte(temp);
        W[i] = W[i - Nk] ^ temp;
    }
}</pre>
```





AES-NI Key Schedule instructions

aeskeygenassist:

```
aeskeygenassist xmm1, xmm2/[128], imm8

xmm2 := [xmm2[3]|xmm2[2]|xmm2[1]|xmm2[0]]

/* split xmm2 in 4 bytes words */
xmm1 ← [SubByte(RotByte(xmm2[3]))⊕imm8

|SubByte(xmm2[3])

|SubByte(RotByte(xmm2[1]))⊕imm8

|SubByte(xmm2[1])]
```

aesimc: for the equivalent inverse cipher key schedule (apply inverse MixColumns to all the keys scheduled for encryption, except first and last ones)

```
aesimc xmm1, xmm2/[mem128]

/* Round key scheduled for encryption in xmm2 */

Tmp ← xmm2/[mem128]

xmm1 ← MixColumns<sup>-1</sup>(Tmp)
```




AES-NI Key Schedule for AES128

AES-NI Key Schedule for AES128

```
/* Key in xmm1 */
xmm1 \leftarrow Kev
/* Prepare value for W[4] in xmm2 */
aeskeygenassist xmm2, xmm1, Rcon /* Rcon=0x1 for the first iteration */
/* We only keep the last double word SubByte(RotByte(xmm2[3]))⊕Rcon */
pshufd xmm2, xmm2, 0xff
movdga xmm3, xmm1
pslldg xmm3, 0x4 /* W[i-1] goes to W[i] place */
pxor xmm1, xmm3 /* xor all W[i] with W[i-1] */
pslldq xmm3, 0x4 /* W[i-2] goes to W[i] place */
pxor xmm1, xmm3 /* xor all W[i] with W[i-2] */
pslldq xmm3, 0x4 /* W[i-3] goes to W[i] place */
pxor xmm1, xmm3 /* xor all W[i] with W[i-3] */
/* Finalize */
pxor xmm1, xmm2
KeySchedule[16*i] ← xmm1
LOOP /* loop with next Rcon */
```




AES-NI Key Schedule for AES128






■ Interdependent instructions: scheduled instructions that share a data dependency forcing a "stall" in the pipeline





■ Interdependent instructions: scheduled instructions that share a data dependency forcing a "stall" in the pipeline





■ Independent instructions: scheduled instructions that don't share data dependency, and that can be parallelized

```
movdqu xmm1, xmm2
pxor xmm3, xmm4
```





■ Latency of an instruction: number of cycles taken by the instruction to complete in the worst case





■ Latency of an instruction: number of cycles taken by the instruction to complete in the worst case



(Reciprocal) Throughput of an instruction: number of cycles to complete in the best case





Some definitions

■ Latency of an instruction: number of cycles taken by the instruction to complete in the worst case




(Reciprocal) Throughput of an instruction: number of cycles to complete in the best case




- Intel's Optimization Manual states that aesenc, aesdec, aesenclast, aesdeclast have:
 - ▶ latency of 6 cycles, throughput of 2 cycles (Westmere)
 - ► latency of 8 cycles, throughput of 1 cycle (Sandy and Ivy Bridge)
 - ▶ let's understand why ...








pshufb xmm3, [mem128]
pxor xmm1, xmm2







|Latency/throughput |Core™ and μops |Results |GCM







|Latency/throughput |Core™ and μops |Results |GCM





Throughput and μ ops

- Each Port (execution unit entry) has a 1 cycle latency
- The latency of an instruction represents the sum of the latencies of its sequential μ ops
 - ▶ pxor xmm1, [mem128] has to wait the resulting data from the memory load before doing the xor operation



Throughput and μ ops

- Each Port (execution unit entry) has a 1 cycle latency
- The latency of an instruction represents the sum of the latencies of its sequential μ ops
 - ▶ pxor xmm1, [mem128] has to wait the resulting data from the memory load before doing the xor operation
- \blacksquare The throughput of an instruction is directly related to its independent μ ops decomposition, as well as to its port binding
 - ightharpoonup pxor is composed of a unique μ op, and can be dispatched on Port0, 1 or 5
 - ▶ latency of the μ op is 1 cycle \Rightarrow throughput is 1/3 = 0.33 cycle



AES-NI: μ op analysis for Westmere

■ IACA tool (Intel Architecture Code Analyzer):


```
| Throughput Analysis Report | Block Throughput: 6.00 Cycles | Throughput Bottleneck: InterIteration | Num Of | Ports pressure in cycles | | | | Uops | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | | | | | | 3 | 2.0 | | | | | | | 1.0 | CP | aesenc xmm0, xmm1
```

 \blacksquare 3 μ ops: two on Port0 and one on Port5



AES-NI: μ op analysis for Westmere


■ Decomposition and latency of aesenc:





AES-NI: μ op analysis for Westmere

■ Throughput of aesenc:





AES-NI: μ op analysis for Sandy Bridge


■ IACA tool:

- Latency is actually 8 cycles (Intel's Optimization Manual)
- An AES execution subunit has been added behind Port1
- The two μ ops operating on half states seem to have fused in one 7 cycles latency μ op that can be dispatched on Port0 or Port1: pressure on Port0 is decreased



AES-NI: μ op analysis for Sandy Bridge

■ The throughput is reduced to 1 cycle





Latencies and throughputs summary

Westmere

Westiller e		
Instruction	Latency	Throughput
aesenc	6	2
aesdec	6	2
aesenclast	6	2
aesdeclast	6	2
aeskeygenassist	6	2
aesimc	6	2
pxor	1	0.33

Instructions latencies and reciprocal throughputs (in cycles)

Sandy and Ivy Bridge

Latency	Throughput
8	1
8	1
8	1
8	1
8 ¹	8 ¹
2	2
1	0.33
	8 8 8 8

Instructions latencies and reciprocal throughputs (in cycles)

Reported by Intel documentation and confirmed experimentally (Agner Fog)



¹ Only reported by Agner Fog's experimental results

Exploiting instruction-level parallelism

■ AES optimal parallel encryption for Westmere:

```
AES128 Parallel Encryption (4 blocks in parallel)
                                      ← scheduled kevs
               xmm4-xmm15
               LOOP:
               xmm0, xmm1, xmm2, xmm3 ← 4 plaintext blocks
                                      /* Block0 - whitening */
                     xmm0, xmm4
               pxor
                     xmm1, xmm4
                                     /* Block1 - whitening */
               pxor
                     xmm2, xmm4
                                     /* Block2 - whitening */
               pxor
               pxor xmm3, xmm4
                                     /* Block3 - whitening */
               aesenc xmm0, xmm5
                                     /* Block0 - Round 1 */
2 cycles
               aesenc xmm1, xmm5
                                      /* Block1 - Round 1
               aesenc xmm2, xmm5
                                      /* Block2 - Round 1
               aesenc xmm3, xmm5
                                      /* Block3 - Round 1
               aesenc xmm0, xmm6
                                      /* Block0 - Round 2
               aesenc xmm1, xmm6
                                      /* Block1 - Round 2
               aesenc xmm2, xmm6
                                      /* Block2 - Round 2
               aesenc xmm3, xmm6
                                      /* Block3 - Round 2
                                                           */
               aesenclast xmm0, xmm15 /* Block0 - Round 10 */
               aesenclast xmm1, xmm15 /* Block1 - Round 10 */
               aesenclast xmm2, xmm15 /* Block2 - Round 10 */
               aesenclast xmm3, xmm15 /* Block3 - Round 10 */
               jmp LOOP
```



Exploiting instruction-level parallelism

■ Parallel encryption for Sandy and Ivy Bridge:

```
AES128 Parallel Encryption (8 blocks in parallel)
              xmm8-xmm15, [mem]-[mem+3*16]
                                            ← scheduled kevs
              LOOP:
              xmm0, xmm1, xmm2, xmm3, xmm4, \
              xmm5, xmm6, xmm7 ← 8 plaintext blocks
                    xmm0, xmm8
                                    /* Block0 - whitening */
              pxor
                    xmm1, xmm8
                                  /* Block1 - whitening */
              pxor
                    xmm2, xmm8 /* Block2 - whitening */
              pxor
                    xmm3, xmm8
                                   /* Block3 - whitening */
              pxor
                    xmm4, xmm8
                                    /* Block4 - whitening */
              pxor
                                    /* Block5 - whitening */
                    xmm5, xmm8
              pxor
                    xmm6, xmm8
                                    /* Block6 - whitening */
              pxor
                    xmm7, xmm8
                                    /* Block7 - whitening */
              pxor
1 cycle
              aesenc xmm0, xmm9
                                    /* Block0 - Round 1
              aesenc xmm1, xmm9
                                    /* Block1 - Round 1
              aesenc xmm2, xmm9
                                    /* Block2 - Round 1
              aesenc xmm3, xmm9
                                    /* Block3 - Round 1
              aesenc xmm4, xmm9
                                    /* Block4 - Round 1
              aesenc xmm5, xmm9
                                    /* Block5 - Round 1
              aesenc xmm6, xmm9
              aesenc xmm7, xmm9
                                    /* Block7 - Round 1
              aesenc xmm0, xmm10
                                    /* Block0 - Round 2
```

Theoretical performance (Westmere)



Theoretical performance for 4-parallel blocks encryption and decryption (in cycles per byte) for ECB and CBC modes (Westmere)


- PCBC and CFB modes are like CBC (non parallel encryption and possible parallel decryption)
- OFB mode can't be parallelized (but precomputed for a given key)



Plus a small overhead for chaining operations

 $^{^{2}}$ Plus a small overhead because of register starvation

Theoretical performance (Sandy/Ivy Bridge)




Theoretical performance for 8-parallel blocks encryption and decryption (in cycles per byte) for ECB and CBC modes (Sandy and Ivy Bridge)

- ¹ Plus a small overhead for chaining operations
- ² Plus a small overhead because of register starvation



Practical results


■ Official results in Intel's White Paper on Westmere, 4 parallel blocks:





Practical results

■ Differences with theory:





What about the Key Schedule?

- Intel has developped AES-NI with encryption and decryption using the same key in mind
- Key Schedule becomes negligible when encrypting multiple blocks with the same key
- This explains why aeskeygenassist performs quite poorly on Ivy/Sandy bridge
- AES-NI provides however better performance with constant time implementation than table based Key Schedule: ~ 100 cycles against ~ 160 cycles




VEX encoded AES (AVX extensions)

- There are VEX extensions of AES-NI instructions: vaesenc, vaesdec ...
- However, the instructions only work on the low part xmm of ymm registers
- The advantage of using three operands versions of the instructions remains:
 - the Key Schedule can benefit from the extended instructions ...
 - ... at the cost of using VEX only instructions (to avoid VEX/SSE switch latencies)



GCM mode





pclmulqdq instruction

- Not an AES-NI instruction per se
- Performs a "carry-less multiplication" (polynomial multiplication over GF(2))



Using pclmulqdq

- GCM multiplies two 128-bit values over $GF(2^{128})$
- Two issues:
 - ► Carry-less multiplication of two 128-bit operands to give a 255-bit value
 - ⇒ use schoolbook or Karatsuba algorithms
 - ▶ Reduction of the resulting value over GF(2^{128}) with the GCM irreductible polynomial ($x^{128} + x^7 + x^2 + x + 1$)
 - \Rightarrow Intel's manual gives many optimized reduction algorithms



Using pclmulqdq

- GCM multiplies two 128-bit values over $GF(2^{128})$
- Two issues:
 - ► Carry-less multiplication of two 128-bit operands to give a 255-bit value
 - ⇒ use schoolbook or Karatsuba algorithms
 - ▶ Reduction of the resulting value over GF(2^{128}) with the GCM irreductible polynomial ($x^{128} + x^7 + x^2 + x + 1$) \Rightarrow Intel's manual gives many optimized reduction algorithms
- Result on Westmere: AES GCM performs at 3.54 c/B with 4 parallel blocks CTR encryption, to compare with 10.68 c/B bitsliced AES GCM with table lookups (21.99 c/B without table lookups, Käsper et al.)




Rijndael

- Rijndael uses the same building blocks as AES, with a state up to 256-bit and extended possible key lengths
- AES-NI Key Schedule instructions fit the Rijndael Key Schedule
- The main issue comes from the ShiftRows on states of length > 128-bit that don't fit the AES



Rijndael (256-bit state example)

■ Solution: prepare the state (xmm1, xmm2) with AESShiftRows⁻¹ (RijndaelShiftRows(state))



■ We can apply the same function composition strategy to isolate ShiftRows, MixColumns, SubBytes, RotByte

```
MixColumns(xmm1)
       aesdeclast xmm1, 0x00...
       aesenc xmm1, 0x00...
             ← xmm1
             ← InvShiftRows (Tmp)
             ← InvSubBytes(Tmp) ⊕ 0x00...
             ← xmm1
             ← ShiftRows (Tmp)
             ← SubBytes (Tmp)
             ← MixColumns(Tmp) ⊕ 0x00...
       xmm1
       */
InvShi ftRows
                       SubBytes(xmm1)
       CST=0x0306090c0f0205080b0e0104070a0d00
       pshufb xmm1, CST /* pshufb = InvShiftRows*/
       aesenclast xmm1, 0x00...
```

■ The same building block can have multiple decompositions:



■ The same building block can have multiple decompositions:

- One must check the resulting latency and throughput, and use the optimal decomposition (or combine decompositions)
 - using aesenclast and pshufb to compose SubBytes seems clearly more efficient than composing aesenc, aesimc and pshufb
 - ▶ depends on the microarchitectural details



■ In order to achieve maximum throughput, composed building blocks must be parallelized atomically for each instruction (remove critical paths)

```
Maximum throughput MixColumns (Westmere)

aesdeclast xmm0, 0x00...
aesdeclast xmm1, 0x00...
aesdeclast xmm2, 0x00...
aesdeclast xmm3, 0x00...
aesenc xmm0, 0x00...
aesenc xmm1, 0x00...
aesenc xmm2, 0x00...
aesenc xmm3, 0x00...
```

```
aesdeclast xmm0, 0x00...
aesenc xmm0, 0x00...
aesenc xmm1, 0x00...
aesenc xmm1, 0x00...
aesdeclast xmm2, 0x00...
aesdeclast xmm2, 0x00...
aesdeclast xmm3, 0x00...
aesdeclast xmm3, 0x00...
```



- Parts of the building blocks can also be isolated
- MixColumns sub-matrix multiplication isolation:

$$\begin{pmatrix} 2 & 1 \\ 1 & 2 \end{pmatrix} \times \begin{pmatrix} x_0 \\ x_1 \end{pmatrix} \\ \downarrow \\ \begin{pmatrix} 2 & 3 & 1 & 1 \\ 1 & 2 & 3 & 1 \\ 1 & 1 & 2 & 3 \\ 3 & 1 & 1 & 2 \end{pmatrix} \times \begin{pmatrix} x_0 \\ 0 \\ x_1 \\ 0 \end{pmatrix}$$




Hash functions

- The versatility of AES-NI instructions allows them to be used in other areas than AES or Rijndael:
 - ► All cryptographic algorithms that use AES building blocks can benefit from AES-NI ...
 - ... with performance benefits and/or constant time implementation
- More specifically, many candidates of the recent SHA-3 competition have used AES-NI to improve performance or provide resisance against side channel attacks



Hash functions

■ Some SHA-3 candidates results:





Concluding thoughts

- Since Intel's White Paper in 2008, AES-NI has become a reality with Westmere and Sandy/Ivy Bridge
- Adding AES in the ISA rather than in a dedicated coprocessor has advantages (software compliance across platforms)
 - ARM and SPARC plan to add similar instructions in their next generation CPUs
- What could be the future of AES-NI?
 - ► AVX2 (in the forthcoming Haswell microarchitecture) don't include 256-bit AES ymm support: it might be planned for future release (?)
 - the latency (8 cycles) can be improved, and μ op decomposition reduced

