



TRANSDIMENSION

PCE243 OPT Evaluation Board User Guide

TransDimension Inc.
2 Venture
Irvine, CA 92618
<http://www.transdimension.com>

Phone: 949-727-2020
Fax: 949-727-3232
sales@transdimension.com
techsupport@transdimension.com

TDI Document Number: MU2029

Rev. 1.0: April 2003

The device and its documentation are provided “as is”. TransDimension hereby disclaims all warranties, express, statutory and implied, applicable to the software and its documentation and any related products, including, but not limited to, any warranty of merchantability, non-infringement or fitness for a particular purpose. TransDimension assumes no liability for any act or omission of licensee. In no event shall TransDimension be liable for direct, special, indirect, incidental, punitive, exemplary or consequential damages, including, without limitation, loss of profits or revenue, loss of products, data or any associated equipment, cost of capital, cost of substituted equipment or parts, facilities or services, down-time or labor costs, even if TransDimension has been advised of the possibility thereof. The device and any related products are not designed, authorized, or warranted to be suitable for use in life-support devices or systems or other critical applications. Any such use and subsequent liabilities that may arise from such use are totally the responsibilities of the Licensee.

All product names are trademarks or registered trademarks of their respective owners.

© 2003, TransDimension Inc., All rights reserved.

Revision History

Version	Release Date	Note
1.0	April 2003	First release

Note: This document is subject to change without notice.

Contents

1.0	OTG243: USB Host/Function/OTG Controller.....	5
1.1	Overview.....	5
1.2	OTG243 Operating Modes	6
1.3	Software Support	6
2.0	PCE243 OPT Evaluation Board Introduction.....	7
2.1	Usage.....	7
2.2	PCE243 OPT Chip Placement Diagram	7
3.0	Jumpers and Headers	9
3.1	<i>JP1 – VBUS Power</i>	9
3.2	<i>JP16 – OTG243 Mode</i>	9
3.3	<i>JP9 – PCI Power</i>	9
4.0	PCI Operation	10
4.1	PCE243 OPT Device Discovery.....	10
4.2	PCE243 OPT Configuration	11
4.3	PLX Configuration Registers.....	12
5.0	isp2064 Register Interface	13
	<i>Interrupt Event Register – (0x00)</i>	13
	<i>Interrupt Enable Register – (0x04)</i>	13
	<i>USB Control Register – (0x08)</i>	14
	<i>USB Data Register – (0x0C)</i>	14
6.0	Serial EEPROM.....	15
6.1	Contents	15
7.0	References.....	17
8.0	Schematics	17

1.0 OTG243: USB Host/Function/OTG Controller

1.1 Overview

TransDimension’s OTG243 (TDI part number: TDOTG243-000C for 100 pin LQFP, and TDOTG243-00BC for 84 pin TF-BGA) is designed specifically for embedded applications. It is USB Specification 2.0 compliant, operating at full speed (12Mb/s) and/or low speed (1.5Mb/s). The controller supports all four types of USB transfers: Control, Interrupt, Bulk, and Isochronous with the high data throughput, and low interrupt rates. The transfer level programming makes the OTG243 very easy to use, ensuring rapid software development, and all levels of software are available from TransDimension and SoftConnex to support it. The block diagram of the OTG243 is shown in Figure 1. The OTG243 pin assignment is given in Figure 2.




Figure 1: OTG243 Host/Function/OTG Controller

The OTG243 is ideal for low power embedded applications, including cell phones, palm platforms, PDAs, STBs, home gateway systems, and Internet appliances. Peer-to-Peer communication is made simple with the OTG243 as USB connectivity is achieved without PC intervention.

1	NC	21	V _{DD}	41	D ₂₆	61	V _{DD}	81	VBUS
2	D ₀	22	V _{DD}	42	D ₂₇	62	V _{DD}	82	VFB
3	D ₁	23	V _{SS}	43	V _{SS}	63	WAKEUP	83	/OC
4	D ₂	24	TEST	44	V _{DD}	64	INT	84	/PO
5	V _{DD}	25	NC	45	DP ₂	65	/RESET	85	ID
6	V _{DD}	26	/CS	46	DM ₂	66	VBP	86	V _{SS}
7	D ₃	27	/WR	47	DP ₃	67	A ₂	87	V _{DD}
8	D ₄	28	/RD	48	DM ₃	68	A ₃	88	V _{DD}
9	D ₅	29	D ₁₆	49	NC	69	A ₄	89	/EXVBO
10	D ₆	30	D ₁₇	50	NC	70	A ₅	90	DRQ ₁
11	D ₇	31	D ₁₈	51	NC	71	A ₆	91	DRQ ₀
12	V _{SS}	32	D ₁₉	52	RPU	72	A ₇	92	DACK ₁
13	D ₈	33	D ₂₀	53	DP ₁	73	A ₈	93	DACK ₀
14	D ₉	34	D ₂₁	54	DM ₁	74	NC	94	EOT ₁
15	D ₁₀	35	D ₂₂	55	V _{SS}	75	NC	95	EOT ₀
16	D ₁₁	36	D ₂₃	56	D ₂₈	76	AV _{DD}	96	V _{SS}
17	D ₁₂	37	V _{DD}	57	D ₂₉	77	AV _{SS}	97	AV _{SS}
18	D ₁₃	38	V _{SS}	58	D ₃₀	78	CEX ₁	98	OSC ₁
19	D ₁₄	39	D ₂₄	59	D ₃₁	79	V _{DD}	99	OSC ₂
20	D ₁₅	40	D ₂₅	60	V _{SS}	80	CEX ₂	100	AV _{DD}

Figure 2: OTG243 pin assignment (100-pin LQFP)

1.2 OTG243 Operating Modes

The OTG243 chip can be configured by software to operate in several modes as described in Figure 3.

Mode	Port 1	Port 2	Port 3	Application
OTG/Host	OTG	Host	Host	OTG Dual Role Device (DRD) and USB host of two ports
Function/Host	Function	Host	Host	USB function and USB host of two ports
Host Only	Host	Host	Host	USB host of three ports

Figure 3: OTG243 Operating modes

1.3 Software Support

TransDimension, together with SoftConnex Inc, a wholly owned subsidiary, offers total solutions including controller chips, reference designs and developer kits, firmware for microprocessor interfacing, HCD (Host Controller Driver), HNP (Host Negotiation Protocol), SRP (Session Request Protocol) as well as USB host and function stacks running under most real time operating systems.

2.0 PCE243 OPT Evaluation Board Introduction

2.1 Usage

The PCE243 OPT (TDI part number TDOTG243-1190) is an evaluation/development board for the OTG243 chip. Measured at 3.5” by 5.5”, it can be employed to:

- evaluate TransDimension's OTG243 USB Host/Function/OTG Controller;
- run OTG243 demonstrations;
- develop user software for OTG243 based applications; and
- serve as a subassembly in an OEM's product to provide USB host/function/OTG support.

Note that while the PCE243 OPT can be used to evaluate the OTG243, it will not result in optimal performance, due to the long cycle times of the PCI bus. For optimal performance evaluation, the OTG243 should be placed directly on the system bus.

2.2 PCE243 OPT Chip Placement Diagram

The PCE243 OPT is a PCI add-in card for USB On-the-Go development, utilizing the Transdimension OTG243. Figure 2-1 illustrates the chip placement diagram for the PCE243 OPT development board. The board is comprised of the PLX 9030, Farchild Semiconductor 93CS66, Lattice isp2064, Texas Instruments TPS2044, and the Transdimension OTG243.




Figure 2-1. PCE243 OPT PCI add-in card Diagram

PLX 9030

The PLX 9030 is a 32-bit, 33-MHz PCI Bus general-purpose PCI Target device. It acts as a PCI bridge for the OTG243. The PLX 9030 handles all of the PCI signaling and software interfacing and translates the PCI bus cycles to a simple control, address, data general interface for easy connectivity of memory and I/O devices, such as the OTG243.

Lattice isp2064

The ispLSI 2064 is a High Density Programmable Logic Devices. The devices contain 64 Registers, 64 Universal I/O pins, four Dedicated Input pins, three Dedicated Clock Input pins, two dedicated Global OE input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The IspLSI2064 is used to control a number of options on the board, and is capable of generating interrupts when specific events occur.

Fairchild 93C66

FM93CS66 is a 4096-bit CMOS non-volatile EEPROM organized as 256 x 16-bit array. This device features MICROWIRE interface which is a 4-wire serial bus with chipselect (CS), clock (SK), data input (DI) and data output (DO) signals. The FM93C66 is used to store the “boot-up” configuration for the PLX9030. That is, the PCI configuration register space information is stored within the FM93C66 and when the unit is initially powered on; the PLX9030 loads the information from the FM93C66.

Texas Instruments TPS2044

The TPS2044 and TPS2054 quad power distribution switches are intended for applications where heavy capacitive loads and short circuits are likely to be encountered. On the PC243, the TPS2044 is used to control power to the USB ports and is controlled by the OTG243.


ROM Socket

The PCE243 OPT contains a ROM socket for future expansion. The ROM socket can provide a boot expansion ROM such that, as the computer system is initialized, the ROM bios will read and execute code from the expansion ROM.


3.0 Jumpers and Headers

3.1 JP1 – VBUS Power

Jumpers 1-2 and 3-4 are mutually exclusive jumpers. If jumpers 1-2 are closed, then jumpers 3-4 should be open. Conversely, if jumpers 3-4 are closed, then jumpers 1-2 should be open.


JP1	Pins	Description
	1-2	Closed: Internal Bus power Open:
	3-4	Closed: External Bus power Open:

3.2 JP16 – OTG243 Mode

JP16	Pins	Description
	1-2	Closed: 16 bit Operation Open: 32 bit Operation Default: Open
	3-4	Closed: Normal Operation Open: Test Mode Default: Closed

3.3 JP9 – PCI Power

Jumpers 1-2, 3-4 are mutually exclusive jumpers from pairs 5-6, 7-8. If jumpers 1-2, 3-4 are closed, then jumpers 5-6, 7-8 should be open. Conversely, if jumpers 5-6, 7-8 are closed, then jumpers 1-2, 3-4 should be open.

JP9	Pins	Description
	1-2	Regulated 5V to 3.3V from PCI Bus
	3-4	Regulated 5V to 3.3V from PCI Bus
	5-6	3.3V from PCI Bus
	7-8	3.3V from PCI Bus

4.0 PCI Operation

4.1 PCE243 OPT Device Discovery

Every PCI function must implement a PCI configuration space, where the PCI configuration registers are found. PCI Configuration registers are accessed with read and write operations to the PCI configuration space, which is separate from Memory and I/O space. Table 4-1 lists the standard PCI configuration register space for all PCI functions on the PCI bus.

Table 4-1. Standard PCI Configuration Register Space.

Byte 3	Byte 2	Byte 1	Byte 0	Offset
Device ID		Vendor ID		00h
Status Register		Command Register		04h
Class Code			Revision ID	08h
BIST	Header Type	Latency Timer	Cache Line Size	0Ch
Base Address Register 0 (BAR 0)				10h
Base Address Register 1 (BAR 1)				14h
Base Address Register 2 (BAR 2)				18h
Base Address Register 3 (BAR 3)				1Ch
Base Address Register 4 (BAR 4)				20h
Base Address Register 5 (BAR 5)				24h
CardBus CIS Pointer				28h
Subsystem ID		Subsystem Vendor ID		2Ch
Expansion ROM Base Address				30h
Reserved			Capabilities Pointer	34h
Reserved				38h
Max Latency	Min Grant	Interrupt Pin	Interrupt Line	3Ch

The PCE243 OPT can be identified on the PCI bus during enumeration by the following PCI configuration registers:

Register	Power-On Value
Vendor ID	9030h
Device ID	10B5h
Revision	0293h
Class Code	0680h
Subsystem ID	9030h
Subsystem Vendor ID	10B5h

Note: The Vendor ID is the PLX vendor ID and may cause driver conflicts with operating systems such as Windows where existing drivers based on the Vendor and Device IDs pre-exist. If needed, these identifiers can be changed by modifying the contents of the serial EEPROM.

Most operating systems provide functions for finding devices on the PCI bus. These functions typically key off the Vendor and Device IDs, or the Class Code. Because the Class Code for the PCE243 OPT appears as a PCI Bridge with sub class code “other”, it is recommended to key the search off the Vendor and Device IDs.

4.2 PCE243 OPT Configuration

The PCE243 OPT has two memory mapped register spaces and one I/O mapped register space. The address locations of the various spaces are determined by the Base Address Registers of the PCI configuration registers. Base Address Register 0 (BAR0) of the PCI configuration registers contains the address of the memory mapped PLX configuration registers. BAR1 contains the I/O address for the same PLX configuration registers. The PLX configuration registers are mapped into both memory and I/O space, so that these registers can be accessed via memory accesses or I/O addressing. BAR3 contains the address of the memory mapped OTG243 registers. Figure 4-1 illustrates the register mappings within a PCI system.




Figure 4-1. PCE243 OPT Register Mappings.

The Base Address Registers are typically initialized by the system BIOS, or by the operating system. Software generally does not have to manually set the addresses of the mapped locations, however, this is system dependent. If these registers are not initialized, the five address spaces

should be manually mapped into system memory and I/O space accordingly. Care must be taken to insure no conflicts exist between the mapped regions and other devices on the PCI bus.

4.3 PLX Configuration Registers

The Serial EEPROM contains hard coded configuration information for the PLX part and upon power up, the PLX chip reads the Serial EEPROM and loads the information into its configuration registers. Section 6.0 describes the serial EEPROM defaults. The PLX 9030 datasheet should be referenced for additional information. This section highlights the address decoding of the various chip selects from PCI address space to the PLX local address space.

There are four main registers that require configuration for each chip select. In addition, the I/O register must also be configured to setup the PLX pins to operate as chip selects rather than general purpose I/O. The main registers requiring configuration are as follows:




Figure 4-2 PCI and PLX Local Bus Address Mapping.

Figure 4-2 illustrates the mapping between PCI and PLX local address space. The addresses assigned in the PCI configuration registers for BAR3 and BAR4 are used as the base addresses for accessing the OTG243 and isp2064 respectively. There are four main registers that require configuration for each chip select. In addition, the general purpose I/O control must also be configured such that the general purpose I/O pins are used as chip selects.

To address the OTG243, use the value in BAR3 as the base address to the OTG243, which is accessed 32 bits at a time. To address the isp2064, use the value of BAR4 as the base address of the isp2064, which is accessed 8 bits at a time.

5.0 isp2064 Register Interface

Interrupt Event Register – (0x00)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
D+ High	D+ Low	D-High	D- Low	Vbus 0 - 0.6V	Vbus 0.6 – 1.5V	Vbus 1.5-4.4V	Vbus 4.4-5.0V

D+High	An interrupt will be generated when D+ is detected high.
D+Low	An interrupt will be generated when D+ is detected low
D-High	An interrupt will be generated when D- is detected high
D-Low	An interrupt will be generated when D- is detected low
Vbus 0-0.6V	An interrupt will be generated when Vbus is detected to be within the range of 0 to 0.6 volts.
Vbus 0.6-1.5V	An interrupt will be generated when Vbus is detected to be within the range of 0.6 to 1.5 volts.
Vbus 1.5-4.4V	An interrupt will be generated when Vbus is detected to be within the range of 1.5 to .4.4 volts.
Vbus 4.4-5V	An interrupt will be generated when Vbus is detected to be within the range of 4.4 to 5 volts.

This register is a read / write register. Writing a 1b to any bit in the register will set the bit, writing a 0b to any bit in the register will clear the bit. It is recommended that software perform a read-modify-write operation when handling the interrupt event register.

An interrupt will only be generated when a bit in the interrupt event register and its corresponding bit in the interrupt enable register are set.

Interrupt Enable Register – (0x04)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
D+ High	D+ Low	D-High	D- Low	Vbus 0 - 0.6V	Vbus 0.6 – 1.5V	Vbus 1.5-4.4V	Vbus 4.4-5.0v

This register is a read / write register. Writing a 1b to any bit in the register will set the bit, writing a 0b to any bit in the register will clear the bit. It is recommended that software perform a read-modify-write operation when handling the interrupt mask.

An interrupt will only be generated when the enable bit is set for a particular interrupt.

USB Control Register – (0x08)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	SPD 2551	Suspend Enable	VBUS Control	VBUS PU Cntrl	ID Control	D- PU Control	D+ PU Control

D+ PU Control	Writing a one enables the VBUS PU Cntrl bit, writing a zero will disable VBUS PU Cntrl bit.
D- PU Control	Writing a one disables the D- Pull up, writing a zero will enable the D- Pull up.
VBUS PU Cntrl	If enabled by the D+ PU Control bit, writing a one drives the VBUS pull up, writing a zero drives the VBUS pull down.
VBUS Control	Writing a one turns on VBUS power, writing a zero disables VBUS power.
Suspend Enable	Writing a one suspends the Transceiver, writing a zero disables the suspend on the Transceiver.
SPD	Speed Control of Transceiver Writing a one indicates high speed. Writing a zero indicates low speed.
Reserved	Reserved

This register is a read / write register. Writing a 1b to any bit in the register will set the bit, writing a 0b to any bit in the register will clear the bit. It is recommended that software perform a read-modify-write operation when handling the control register.

USB Data Register – (0x0C)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
					TCVR Output Enable	VP	VM

VM	Read will provide the current state of VM A write will drive the VM signal to the transceiver causing VM to be driven when the output enable is set.
VP	Read will provide the current state of VP A write will drive the VP signal to the transceiver causing VP to be driven when the output enable is set.
TCVR Output Enable	Enables the transceiver to drive D+ and D- on the USB bus with the values in VM and VP. Writing a one enables the output from the transceiver. Writing a zero disables the output from the transceiver.

6.0 Serial EEPROM

6.1 Contents

The PLX 9030 provides an interface to program the attached serial EEPROM. The Serial EEPROM should be pre-programmed with the following default values. The table provided here is for informational purposes only. If the default values are modified, the behavior of the PCE243 OPT will change.

Serial EEPROM Offset	Description	Default
00h	PCI Device ID	9030h
02h	PCI Vendor ID	10B5h
04h	PCI Status Register	0290h
06h	PCI Command Register	Reserved
08h	PCI Class Code	0680h
0Ah	PCI Class Code / Revision Number	0001h
0Ch	PCI Subsystem ID	9030h
0Eh	PCI Subsystem Vendor ID	10B5h
10h	MSB New Capability Pointer	Reserved
12h	LSB New Capability Pointer	0040h
14h	(Maximum Latency and Minimum Grant are not loadable)	Reserved
16h	Interrupt Pin (Interrupt Line Routing is not loadable)	0100h
18h	MSW of Power Management Capabilities	0481h
1Ah	LSW of Power Management Next Capability Pointer / Power Management Capability ID	0481h
1Ch	MSW of Power Management Data /PMCSR Bridge Support Extension	Reserved
1Eh	LSW of Power Management Control/Status	0000h
20h	MSW of Hot Swap Control/Status	Reserved
22h	LSW of Hot Swap Next Capability Pointer / Hot Swap Control	4C06h
24h	PCI Vital Product Data Address	Reserved
26h	PCI Vital Product Data Next Capability Pointer / PCI Vital Protocol Data Control	0003h
28h	MSW of Local Address Space 0 Range	0000h
2Ah	LSW of Local Address Space 0 Range	0000h
2Ch	MSW of Local Address Space 1 Range	0FFFh
2Eh	LSW of Local Address Space 1 Range	E000h
30h	MSW of Local Address Space 2 Range	0FFFh
32h	LSW of Local Address Space 2 Range	E000h
34h	MSW of Local Address Space 3 Range	0000h
36h	LSW of Local Address Space 3 Range	0000h
38h	MSW of Expansion ROM Range	0000h

3Ah	LSW of Expansion ROM Range	0000h
3Ch	MSW of Local Address Space 0 Local Base Address (Remap)	0000h
3Eh	LSW of Local Address Space 0 Local Base Address (Remap)	0000h

Serial EEPROM Offset	Description	Default
40h	MSW of Local Address Space 1 Local Base Address (Remap)	0000h
42h	LSW of Local Address Space 1 Local Base Address (Remap)	0001h
44h	MSW of Local Address Space 2 Local Base Address (Remap)	0000h
46h	LSW of Local Address Space 2 Local Base Address (Remap)	2001h
48h	MSW of Local Address Space 3 Local Base Address (Remap)	0000h
4Ah	LSW of Local Address Space 3 Local Base Address (Remap)	0000h
4Ch	MSW of Expansion ROM Local Base Address (Remap)	0010h
4Eh	LSW of Expansion ROM Local Base Address (Remap)	0000h
50h	MSW of Local Address Space 0 Bus Region Descriptor	0080h
52h	LSW of Local Address Space 0 Bus Region Descriptor	0000h
54h	MSW of Local Address Space 1 Bus Region Descriptor	4080h
56h	LSW of Local Address Space 1 Bus Region Descriptor	0000h
58h	MSW of Local Address Space 2 Bus Region Descriptor	4001h
5Ah	LSW of Local Address Space 2 Bus Region Descriptor	80C0h
5Ch	MSW of Local Address Space 3 Bus Region Descriptor	0080h
5Eh	LSW of Local Address Space 3 Bus Region Descriptor	0000h
60h	MSW of Expansion ROM Bus Region Descriptor	0000h
62h	LSW of Expansion ROM Bus Region Descriptor	0000h
64h	MSW of Chip Select 0 Base Address	0BFFh
66h	LSW of Chip Select 0 Base Address	FFC1h
68h	MSW of Chip Select 1 Base Address	0000h
6Ah	LSW of Chip Select 1 Base Address	1001h
6Ch	MSW of Chip Select 2 Base Address	0000h
6Eh	LSW of Chip Select 2 Base Address	3001h
70h	MSW of Chip Select 3 Base Address	0000h
72h	LSW of Chip Select 3 Base Address	0000h
74h	Serial EEPROM Write-Protected Address Boundary	0030h
76h	LSW of Interrupt Control/Status	0041h
78h	MSW of Target Response, Serial EEPROM, and initialization Control	0870h
7Ah	LSW of Target Response, Serial EEPROM, and initialization Control	0000h
7Ch	MSW of General Purpose I/O Control	0024h
7Eh	LSW of General Purpose I/O Control	9864h
80h	MSW of Hidden 1 Power Management Data Select	0000h
82h	LSW of Hidden 1 Power Management Data Select	0000h
84h	MSW of Hidden 2 Power Management Data Select	0000h

86h	LSW of Hidden 2 Power Management Data Select	0000h
-----	--	-------


7.0 References

- USB 2.0 Specification (www.usb.org)
- USB On-The-Go Supplement to USB 2.0 Specification (www.usb.org)
- OTG243 Data Sheet (TDI Document Number: MU2001)

8.0 Schematics

The schematics of the PCE243 OPT are presented in the next section of this document.


(4,5,7,8) LA[19:2] <<



LOCAL ADDRESS BUS TEST HEADERS


SILKSREEN HEADERS TO IDENTIFY THE CONNECTIONS

(4,5,7,8) LD[31:0] <<




LOCAL DATA BUS TEST HEADERS

SILKSREEN HEADERS TO IDENTIFY THE CONNECTIONS




ISP TEST HEADERS

SILKSREEN HEADERS TO IDENTIFY THE CONNECTIONS





Distribute the TestPoints near top side and corners





GROUND TEST POINTS



Title		
PCE243 OPT PCI Card : Test Headers		
Size	Document Number	Rev
C	SC-OTG243-A10-002	0.07
Date:	Monday, April 07, 2003	Sheet 2 of 8











Title		
PCE243 OPT PCI Card : PCI Expansion Boot FLASH ROM		
Size	Document Number	Rev
C	SC-OTG243-A10-008	0.07
Date:	Monday, March 10, 2003	Sheet 8 of 8

For additional information, contact your TransDimension Sales Representative or the following:

INTERNET: <http://www.transdimension.com>
E-MAIL: sales@transdimension.com, techsupport@transdimension.com

Headquarters: TransDimension Inc., 2 Venture, Irvine, CA 92618, USA. Tel: +1(949) 727-2020, Fax: +1(949) 727-3232
Pete Todd VP of Worldwide Sales, E-mail: ptodd@transdimension.com

Americas: TransDimension Inc., 815 W. Market St., Suite 804, Louisville, KY 40202, USA.
Tel: 502-992-3226, Fax: 949-727-3232
Larry Hayden, E-mail: lhayden@transdimension.com

Japan: TransDimension Inc., OYA Bldg. 5, 3 Chome-9-6, Nishishinjuku, Shinjuku-ku, Tokyo, Japan. Tel: +81(3) 5308-7525,
Fax: +81(3) 5308 7526
Masanori Sugane, E-mail: sugane@alto.ocn.ne.jp

Asia (excluding Japan): TransDimension Inc., 3 Ubi Ave. 3, #05-01, Crocodile House, Singapore, 408857 Tel: +65 6743 9179, Fax: +65 6741 4393 (no mobile)
T.L. Nge, E-mail: tnge@transdimension.com

Europe: TransDimension Inc., 7 The Orchard, Hilton, Derbyshire, UK, DE65 5JF. Tel: +44 1283 730045, Fax: +44 1283 730651
Neil Huntingdon, E-mail: nhuntingdon@transdimension.com

Worldwide Reps.: See detailed listing for your area TransDimension representative by viewing <http://www.transdimension.com>

© 2003, TransDimension Inc.
All Rights Reserved
Printed in USA
April 2003
MU2029, Rev 1.0

